PATENT APPLICATION

SELF-INTERFERENCE REMOVAL USING CONVERTER COMPENSATION IN A RELAYED COMMUNICATION SYSTEM

Inventors: Richard N. Blount, a citizen of The United States, residing at
468 Rudd Road
Vista, CA 92084

Donald W. Becker, a citizen of The United States, residing at
6296 Camino del Pajaro
P.O. Box 9068
Rancho Santa Fe, CA 92067

John H. O'Neill, a citizen of The United States, residing at
3920 Highland Drive
Carlsbad, CA 92008

Assignee: ViaSat, Inc.
6155 El Camino Real
Carlsbad, CA 92009
(a Delaware corporation)

Entity: Large

SELF-INTERFERENCE REMOVAL USING CONVERTER COMPENSATION IN A RELAYED COMMUNICATION SYSTEM

CROSS-REFERENCES TO RELATED APPLICATIONS

[01]   NOT APPLICABLE

STATEMENT AS TO RIGHTS TO INVENTIONS MADE UNDER FEDERALLY SPONSORED RESEARCH OR DEVELOPMENT

[02]   NOT APPLICABLE

REFERENCE TO A "SEQUENCE LISTING," A TABLE, OR A COMPUTER PROGRAM LISTING APPENDIX SUBMITTED ON A COMPACT DISK.

[03]   NOT APPLICABLE

BACKGROUND OF THE INVENTION

[04]   This invention relates to improvements in self-interference mitigation in two-way relayed communications, particularly as implemented through a satellite link.

[05]   Self-interference cancellation is a theoretically efficient technique for removing interference on a channel containing a remote signal and a near signal in relayed communication between two or more devices involving the transmission of different signals within the same frequency band at the same time. In the example of communication between two devices, such transmission results in a composite signal that includes two signals, one originating from each device. As each device attempts to receive the signal originating from the other device (remote signal), it is hindered by interference caused by the signal originating from itself (near signal). Self-interference removal techniques are used to remove the unwanted near signal wherein the local device typically generates a "cancellation signal" resembling the device's own near signal and then uses the cancellation signal to remove at least a portion of the near signal from the composite signal to obtain a signal closer to the desired remote signal.

[06]   A number of representative techniques addressing to the general problem have been disclosed in U.S. Patent Nos. 5,596,439 and 6,011,952, both issued to Dankberg et al., U.S. Patent No. 5,280,537 issued to Sugiyama et al., U.S. Patent No. 5,625,640 issued to Palmer et

al., U.S. Patent No. 5,860,057 issued to Ishida et al., and described in U.S. Patent Application Nos. 09/925,410 and 10/006,534 assigned to the assignee of the present application. Known self-interference removal techniques are limited in that there are uncompensated-for imperfections in the subsystems, such as the upconverter and downconverter stages, leaving

5   room for improvement.

SUMMARY OF THE INVENTION

[07]   According to the invention, self-interference cancellation in two-way relayed communications is improved by creating models of upconverter and downconverter

10   imperfections and then compensating for those imperfections before self interference cancellation processing. The model includes compensation for phase offset, for amplitude imbalance and for leakage in the mixers.

[08]   The invention will be better understood by reference to the following detailed description in connection with the accompanying drawings.

15

BRIEF DESCRIPTION OF THE DRAWINGS

[09]   Figure 1 is a block diagram of a self-interference removal system with converter compensators.

[10]   Figure 2 is a block diagram of an upconverter model according to the invention.

20   [11]   Figure 3 is a block diagram of a downconverter model according to the invention.

[12]   Figure 4 is a block diagram of a receive compensator according to the invention.

[13]   Figure 5 is a block diagram of a transmit compensator according to the invention.

[14]   Figure 6 is a block diagram of a transmit compensator according to the invention.

[15]   Figure 7 is a block diagram of a cancellation circuit used in connection with the

25   invention.

[16]   Figures 8A-8D are block diagrams of components employed in digital realizations of components of the invention.

DETAILED DESCRIPTION OF THE INVENTION

30   [17]   Reference is made to Figure 1 which shows a self interference removal system 10 with converter compensators 12 and 14 according to the invention. In the overall system, I and Q data 11, 13 are provided to a modulator set 16 (with a modulator for the In-phase component and a modulator for Quadrature-phase component), the outputs of which are directed through an imperfect upconverter set 18, which upconverts and then combines I and

2

Q to deliver an IF signal (mixed I and Q) to a transmitter module 20. The transmitter module 20 broadcasts an RF "own" signal to a relay station (overhead satellite) 22. From the relay station 22, the receiver module 24 receives a composite signal of both an "own" component 26 as modified by any imperfections in the upconverter 18, and a remote component 28, the relay station 22 and the communication channel. The input I and Q 11, 13 are also directed through another path via a time-controlled delay element set 30 to a replica modulation circuit 32, as explained hereafter.

[18]   The IF signal from the receiver module 24 is directed to a downconverter 34 which provides I and Q outputs to the receive compensator set 12. It is placed in the receive path between the downconverter 34 and a self-interference canceler set 36. The transmit compensator set 14 is placed in the cancellation generation path after the cancellation modulator 32 but before the self-interference canceller set 36. The transmit compensator 14 feeds I and Q signals to a phase rotator/derotator 15. On the forward path of signals, the element 15 rotates the phase by a controlled amount under feedback control. On the reverse path, I and Q signals from the canceler 36 are derotated by an equivalent amount. The receive compensator set 12 is self contained, while the transmit compensator set 14 relies on a complex error signal that is output from the self-interference canceller set 36 in the form of aderotated I error signal 42 and a derotated Q error signal 44. The the interference canceller set 36 are the I and Q components of the desired signal, which are in turn applied to a demodulator set 46 to produce I data out 48 and Q data out 50.

[19]   Figure 2 is a block diagram of a detail according to the invention of a typical upconverter 18. Unlike an ideal upconverter, a typical real upconverter has leakage, imbalances and phase offset. The complex modulator output signals I and Q are input to two multiplicative mixers 52, 54. The designated IF frequency signal is generated by an oscillator 56 and split by a 90 degree (quadrature) splitter 58, which is not perfect. To account for the imperfection, the phase difference between the two signals is designated 90 degrees plus B1. These two approximately quadrature splitter output signals are the other inputs to the two mixers 52, 54 for I and Q.

[20]   For the IF output, the mixer outputs for I and Q must be added together. To account for imperfections, three amplifiers 60, 62, 64 are added. The first amplifier 60, with gain A1, is in the Q path to account for and model the amplitude difference between the I and Q signals. This amplitude difference is added at summing junction 66. (It is thus unnecessary to model a amplification of one in the I signal path, since the I signal is considered the reference signal and its magnitude is normalized to 1.) Therefore, in an ideal case, A1=1.

Amplifiers 62, 64 with amplifications of A2 and A3 account for the leakage of the IF quadrature signals at baseband into the final IF output through summers 66 and 68. In an ideal upconverter, then, A2=A3=0. The I and Q components are summed in a final summer 70 to produce an IF output. (Not shown is an output filter to remove unwanted harmonic

5   images.) The summers 66, 68, 70 could be modeled as a single four-input summing junction. This model could be used to account for other imperfections in the upconverter by appropriate addition of amplifiers, phase offsets and summers.

[21]   A corresponding downconverter 34 in a self-interference compensating transceiver 10 is shown in Figure 3. The incoming IF signal from its receiver section is split into two equal

10   phase portions by an analog signal splitter 72 that are sent to two multiplicative mixers 74, 76. The designated receive IF frequency signal is generated by an IF oscillator 78 and split by a 90 degree (quadrature) phase splitter 80. Since the phase splitter 80 does not produce a perfect quadrature phase split, the phase difference between the two signals is formulated as 90 degrees plus B2. These two nearly quadrature signals are the multiplier inputs to the two

15   mixers 74, 76 receiving as inputs the I and Q outputs from the splitter 72. The mixers 74, 76 produce the complex component baseband output. To account for mixer imperfections, three amplifiers 82, 84, 86 are employed. The first amplifier 82, with gain A4, is placed on the Q path to model the amplitude difference between the I and Q signals with the I signal considered to be the reference signal. The gain of the I signal is normalized to 1. Therefore,

20   in an ideal case, A4=1. The amplifiers 84, 86 account for the leakage of the IF quadrature signals into the I and Q outputs from the splitter 72. This leakthrough results in a DC offset of amplitude A5 and A6 (from an arbitrary DC source 88) in the I and Q signals respectively. In an ideal upconverter, A5=A6=0. These offset signals are added into the I and Q signals through summers 90, 92.

25   [22]   Figure 4 shows the detail of a receive compensator 12 according to the invention in the receive path. This compensator 12 relies on the statistical properties of the received signal to remove only imperfections introduced by the downconverter 34. Imperfections introduced by the upconverter 18 are not dealt with at this stage. First, the I path and the Q path are treated independently to remove any DC offset that has occurred due to

30   imperfections A5 (I) and A6 (Q) (Figure 3). DC filters 102, 104 are provided to compensate for A5 and A6 and have a very low cutoff frequency and find the long term average DC levels of the I and Q signals to remove those levels through their respective summers 106, 108.

4

[23] After the DC is removed from the I path, the I path is not processed further before it is output from the compensator 12. (The I signal path is chosen as the reference, although Q could be chosen equivalently.) This DC compensated reference path (I or equivalently Q signal path if Q is used for the reference path) 110 is also input to one port of a phase comparator 112 and a magnitude comparator 114.

[24] The magnitude comparator 114 compares the I path signal to the Q path signal at its final output 116 from the receive compensator 12. The difference in magnitude drives a low pass filter 118 that finds the long term average value of the difference in magnitude between the I and Q signals at outputs 110, 116. This difference then drives a scaling circuit 120 that adjusts the magnitude of Q appropriately to bring the long term average magnitude difference to zero.. Note the Q input of the magnitude comparator is the compensated Q path 116 since the phase-compensating scale 124 will affect the magnitude of the compensated Q signal.. The phase comparator 112 correlates the I path signal 110 with the Q path signal at its final output 116 from the receive compensator 12. The correlation drives a low-pass filter 122 that finds the long-term average component of the I path signal on the Q path signal caused by the quadrature error B2 of the downconverter splitter 80. This correlation component drives a scaling block 124 that adjusts the amount of I path signal 110 that is applied to the Q path signal so that the long-term average correlation between compensated Q path signal 116 and I path signal 110 is zero.

[25] Figure 5 is a block diagram of one embodiment of the transmit converter compensator 14 according to the invention. Its structure and function are like that of the receive converter compensator 12, differing in that its error signals for I and Q are the outputs of the cancellation unit 36 (hereinafter described) instead of its own signals.

[26] The transmit compensator 14 relies on the statistical properties of the received signal to replicate imperfections introduced by the upconverter 18 as its signal is transmitted to and received from the remote relay station 22. First, the I path and the Q path are treated independently to insert the DC offset that has occurred due to imperfections A2 (I) and A3 (Q) (Figure 3). DC filters 202, 204 are provided to compensate for A2 and A3 and have a very low cutoff frequency and find the long term average DC levels of the I and Q signals to produce those levels through their respective summers 206, 208.

[27] After the appropriate DC level is inserted into the I path, the I path is not processed further before it is output from the compensator 14. This DC compensated reference path (I or equivalently Q signal path if used for the reference path) is not further used, except for scaling.

5

[28] A magnitude comparator 214 compares the I path signal to the Q path signal from cancellation outputs 42, 44 of the cancellation circuit 36. These are designated error signals for I and Q. The difference in magnitude drives a low pass filter 218 that finds the long term average value of the difference in magnitude between the I and Q signals at outputs 42, 44.

5 This difference then drives a scaling circuit 220 that adjusts the magnitude of Q appropriately to bring the long term average magnitude difference to zero. The Q input of the magnitude comparator is not taken directly after the Q branch scaling, but it is taken after the scaling as a result of phase compensation. A final compensator, including phase comparator 212, low-pass filter 222 and scaler 224, adjusts the phase of the Q output signal. This compensation

10 thus also affect the magnitude of the Q signal at output 216, which then is processed by the cancellation circuit and fed back to the magnitude comparator 214 as the Q error signal 217 to achieve proper compensation.

[29] Figure 6 is a block diagram of a second embodiment of the transmit converter compensator 14 according to the invention. Its structure and function are similar to that of

15 the transmit converter compensator 14 detailed in Figure 5, differing in that its error signals for I and Q are used differently as described herein.

[30] As in the embodiment of Figure 5, the I path and the Q path are treated independently to insert the DC offset that has occurred due to imperfections A2 (I) and A3 (Q) (Figure 3). DC filters 202, 204 are provided to compensate for A2 and A3 and have a very low cutoff

20 frequency and find the long term average DC levels of the I and Q signals to produce those levels through their respective summers 206, 208.

[31] After the appropriate DC level is inserted into the I path, the I path is not processed further before it is output from the compensator 14. This DC compensated reference path (I or equivalently Q signal path if used for the reference path) is used as input to the phase

25 comparator 212 and for scaling by the scaler 224.

[32] A correlater 314 correlates the Q path signal from the cancellation output 44 to the Q path compensated replica signal on path 216. This correlation drives a low-pass filter 218 that finds the long term average difference in gain between the Q path replica signal on path 216 and the Q path cancellation signal on path 44 This difference then drives a scaling

30 circuit 220 that adjusts the gain of the Q path replica until the long term average gain is equal to the A1 gain of the upconverter model. The phase comparator 212 correlates the I path replica signal on path 210 with the Q path signal on path 44 from the cancellation output. The correlation drives a low-pass filter 222 that finds the long-term average component of the I path replica signal and the Q path cancellation signal on path 44 caused by the quadrature

6

error B1 of the upconverter splitter 58 (Figure 2). This correlation component then drives a scaling block 224 that adjusts the amount of I path replica signal 210 applied to the Q path replica signal to mimic the correlation of the incoming I and Q signals caused by quadrature error B1. (Because of the delay introduced by cancellation, the input signal to the correlator

5   314 from path 216 and the input signal to the phase comparator 212 from path 210 must be delayed to maintain time synchronization. These delays are not explicitly shown.) Other error signals could have been used to produce similar results.

[33]   Because the transmit compensator 14 is driven by the output signals of the cancellation circuit 36, and not from its own output signals, as in the case of the receive

10   compensator 34, it is able to replicate the degradation introduced by upconverter 18 in the replicated signal input to the cancellation circuit 36.

[34]   Referring now to Figure 7, the cancellation circuit 36 is illustrated. Its purpose in this context is to take a replica of the modulated signal which has been compensated for upconverter-introduced errors and compare it with a downconverter-compensated received

15   signal and remove the component of that received signal due to the user's own transmission, including upconverter introduced errors. The cancellation circuit 36 finds application in self-interference removal systems employing replica signal generation. The cancellation circuit employs time and phase detectors 250 to correlate the two complex input signals to generate signals to drive phase and time tracking loops 252, 254 that control delay and modulation

20   elements 30, 32. The control of time and phase allow the replica signal to align with that portion of the composite relayed signal attributable to the user's own transmissions (i.e., the user's relayed signal). The replica modulator outputs 253, 255 are provided to an adaptive filter 256. The adaptive filter 256 mimics the linear effects that the user's relayed signal has encountered in the transmission channels via the relay 22. These effects will be present at the

25   output of the receive compensator 12. A summer 258 removes the user-originated signal from the composite signal.

[35]   If the canceller 36 is unable to remove all of the user's relayed signal because of the transmission upconverter imperfections, then a portion of the transmitted signal remains in the canceller output. This remnant of the transmitted signal will correlate highly with the

30   delayed and modulated replica of the transmitted signal that has been prepared for the cancellation process. By using the canceller output signal as the input to all the comparators in the transmit compensator 14, then the replica signal can be readily modified to match the imperfections in the originally transmitted signal. The desired signal in the canceller output

(destined for the user's demodulator(s)) will not correlate with the transmitted signal replica and will thus be equivalent to noise in the operation of the transmit compensator 14.

[36]   A number of techniques can be used to implement the structures of Figure 4, Figure 5 and Figure 6. Some representative examples are illustrated in Figures 8A-8D. The outputs of the downconverter 34 can be digitized (through analog to digital converters not shown) so that all subsequent processing can be in the digital domain. The errors introduced by upconversion and downconversion are artifacts of analog processing.

[37] A Referring to Figure 8A, the DC filters 102, 104, 202, 204 can be realized digitally as a sign detector 302 followed by a counter 304. Each positive sample increments the counter, while each negative sample decrements the counter. If there is no DC component in the digital representation of the incoming signal, then the long term average of the counter output will be zero. If there is a DC component, however, the value of the counter will go positive or negative to reflect that value. In the application of interest, once the DC value of the incoming signal is achieved at the output of the counter, then the input to the sign detector will have zero DC, and the system will stabilize. The precision of the counter affects the speed of this convergence and the sensitivity to noise.

[38] In a similar fashion, referring to Figure 8B, the phase comparators 112, 212 can be implemented by a correlator fashioned by a multiplier 306 multiplying the signs (elements 308, 310) of the I and Q branches together. In practice, this is accomplished by comparing the sign bits. If the two sign bits are the same, then the output would be +1, while if they differ, the output would be the inverse or -1. The same correlator structure of Figure 8B is used for the correlator of element 314 (Figure 6).

[39] A The magnitude comparators 114, 214 can also be implemented with a sign detector arrangement (Figure 8C). The input to the sign detector is the difference in amplitudes (absolute values) of the I path signal and the Q path signal.

[40] A The filters 118, 122, 218, 222 can be implemented by an up/down counter (Figure 8D) that increments for positive values and decrements for negative values.

[41]   This invention is most effective when the communication system employs up/down converters 18, 34 that work fine for regular demodulation, but are not good enough for self-interference cancellation. This includes most legacy systems that employ analog signal processing in the rf sections.

[42]   The invention has been explained with reference to specific embodiments. Other embodiments will be evident to those of ordinary skill in the art. It is therefore not intended that this invention be limited, except as indicated by the appended claims.